![西安獵頭公司-[朗晟]](/templets/moban/Images/783f9acb-21bf-480f-b0e5-dd0748afd7c2.jpg)
地址：西安市高新區(qū)錦業(yè)一路寶德·云谷國際裙樓2005室
全國咨詢熱線：17791775618
郵箱： zhangph@langshenghr.com
Q Q：706466202
獵頭職位
POSITION
IC驗證工程師
- 某芯片公司
- 招聘人數(shù)：5
- 職位年薪：20-40W
- 所屬行業(yè)：芯片/半導(dǎo)體
- 工作地點：西安-高新區(qū)
- 工作經(jīng)驗：3年以上
- 學(xué)歷要求：本科以上
- 負責(zé)顧問：吳老師：13201700316
Responsibilities:
1. Verify design and implementation at module/subsystem/chip level
2. Define verification scope and develop verification plan/objective according to specification
3. Test-bench development in using random verification methodologies such as UVM, test case development
4. Collaborate with architects, designer and physical design(layout) for implementation
5. Work for post simulation with gate-level netlist
6. Support pre/post silicon test.
Requirements:
1. Either Bachelor, Master or PhD in Microelectronics, Electronic Engineering, or related field, 2+ Years of verification working experience
2. Experience in System-Verilog/UVM/OVM/VMM/Specman-E
3. Experience in simulators (Modelsim, NC-sim, VCS)
4. Experience in Perl or others scripting language
5. Knowledge of 2G/3G/4G/5G baseband Architecture, ARM, AHB Architecture is a plus
6. Knowledge of Baseband chip peripheral(PCIE/USB/MIPI/I2C) is a plus
7. Good command of English
1. Verify design and implementation at module/subsystem/chip level
2. Define verification scope and develop verification plan/objective according to specification
3. Test-bench development in using random verification methodologies such as UVM, test case development
4. Collaborate with architects, designer and physical design(layout) for implementation
5. Work for post simulation with gate-level netlist
6. Support pre/post silicon test.
Requirements:
1. Either Bachelor, Master or PhD in Microelectronics, Electronic Engineering, or related field, 2+ Years of verification working experience
2. Experience in System-Verilog/UVM/OVM/VMM/Specman-E
3. Experience in simulators (Modelsim, NC-sim, VCS)
4. Experience in Perl or others scripting language
5. Knowledge of 2G/3G/4G/5G baseband Architecture, ARM, AHB Architecture is a plus
6. Knowledge of Baseband chip peripheral(PCIE/USB/MIPI/I2C) is a plus
7. Good command of English
